Optimal on-chip cache hierarchy synthesis with scaling of technology
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Performance tradeoffs in cache designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A robust physical and predictive model for deep-submicrometer MOS circuit simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Issues in multi-level cache designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CACTI: an enhanced cache access and cycle time modelIEEE Journal of Solid-State Circuits, 1996
- Cache performance of the SPEC92 benchmark suiteIEEE Micro, 1993
- An analytical access time model for on-chip cache memoriesIEEE Journal of Solid-State Circuits, 1992
- An area model for on-chip memories and its applicationIEEE Journal of Solid-State Circuits, 1991
- Organization and performance of a two-level virtual-real cache hierarchyPublished by Association for Computing Machinery (ACM) ,1989