Electronic behaviour of decorated stacking faults in silicon