A hierarchical test pattern generation system based on high-level primitives
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (1) , 34-44
- https://doi.org/10.1109/43.108617
Abstract
The authors present an extension of the automatic test pattern generation system SOCRATES to a hierarchical test pattern generation system for combinational and scan-based circuits. The proposed system is based on predefined high-level primitives, e.g., multiplexers and adders. The exploitation of high-level primitives leads to significant improvements in implication, unique sensitization, and multiple backtrace, all of which play a key role in the efficiency of any automatic test pattern generation (ATG) system. In order to perform deterministic ATG and fault simulation for internal faults of high-level primitives, the high-level primitives are dynamically expanded to their gate-level realization. A number of experimental results, achieved on circuits with several tens of thousands of primitives, demonstrate the efficiency of the proposed approach in terms of CPU time, fault coverage, and memory requirementsKeywords
This publication has 15 references indexed in Scilit:
- Hierarchical test pattern generation based on high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A framework and method for hierarchical test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- FANHAT: fanout oriented hierarchical automatic test generation systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Speed up of test generation using high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Hierarchical test generation using precomputed tests for modulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Testing Strategy and Technique for Macro-Based CircuitsIEEE Transactions on Computers, 1985
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- PODEM-X: An Automatic Test Generation System for VLSI Logic StructuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Functional Level Primitives in Test GenerationIEEE Transactions on Computers, 1980
- Controllability and Fault Observability in Modular Combinational CircuitsIEEE Transactions on Computers, 1978