Reducing the CMOS RAM test complexity withI DDQ and voltage testing
- 1 April 1995
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 6 (2) , 191-202
- https://doi.org/10.1007/bf00993086
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- Fault modeling and test algorithm development for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A current testing for CMOS static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Development of a fault model and test algorithms for embedded DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Transforming sequential logic in digital CMOS ICs for voltage and I/sub DDQ/ testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Failure analysis of high-density CMOS SRAMs: using realistic defect modeling and I/sub DDQ/ testingIEEE Design & Test of Computers, 1993
- A new testing acceleration chip for low-cost memory testsIEEE Design & Test of Computers, 1993
- Design of ICs applying built-in current testingJournal of Electronic Testing, 1992
- I DDQ testing: A reviewJournal of Electronic Testing, 1992
- Testing of static random access memories by monitoring dynamic power supply currentJournal of Electronic Testing, 1992
- Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992