Variable taper CMOS buffer design

This publication has 15 references indexed in Scilit:

• Split-capacitive load variable taper buffer design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Variable-taper CMOS buffers
  IEEE Journal of Solid-State Circuits, 1991
• An enhanced technique for simulating short-circuit power dissipation
  IEEE Journal of Solid-State Circuits, 1989
• Very large scale integrated CMOS buffer design
  Microelectronics Reliability, 1989
• CMOS Circuit Speed and Buffer Optimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Accurate simulation of power dissipation in VLSI circuits
  IEEE Journal of Solid-State Circuits, 1986
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984
• Driving large capacitance in MOS LIS systems
  IEEE Journal of Solid-State Circuits, 1984
• CMOS circuit optimization
  Solid-State Electronics, 1983
• Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systems
  IEEE Journal of Solid-State Circuits, 1979