LOT: Logic optimization with testability - new transformations using recursive learning
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636757,p. 318-325
- https://doi.org/10.1109/iccad.1995.480135
Abstract
A new approach to optimize multi-level logic circuits is introduced. Given a multi-level circuit, the synthesis method optimizes its area, simultaneously enhancing its random pattern testability. The method is based on structural transformations at the gate level. New transformations involving EX-OR gates derived based on indirect implications by Recursive Learning have been introduced in the synthesis of multi-level circuits. This method is augmented with transformations that specifically enhance random-pattern testability while reducing the area. Testability enhancement is an integral part of our synthesis methodology. Experimental results show that the proposed methodology can not only realize lower area, but also achieves better testability compared to testability enhancement synthesis tools such as tstfx. Specifically for ISCAS-85 benchmark circuits, it was observed that EX-OR gate-based transformations can yield smaller circuits compared to state-of-the-art logic optimization tools like SIS and HANNIBAL.Keywords
This publication has 15 references indexed in Scilit:
- Multi-level Logic Optimization By Implication AnalysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- CAN REDUNDANCY ENHANCE TESTABILITY?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Perturb And Simplify: Multi-level Boolean Network OptimizerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test-set preserving logic transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multi-level logic optimization by redundancy addition and removalPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automated logic synthesis of random pattern testable circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the complexity of mod-2l sum PLA'sIEEE Transactions on Computers, 1990
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Statistical Fault AnalysisIEEE Design & Test of Computers, 1985