An analysis of feedback bridging faults in MOS VLSI

9 December 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 53-58
https://doi.org/10.1109/vtest.1991.208132

Abstract

The feedback bridging faults are examined in detail for MOS digital circuits. A necessary condition is obtained which needs to be satisfied for oscillations in the circuit. Expression are given to predict the frequency and amplitude of oscillations. It is shown that when a feedback bridging fault does not cause oscillations, it creates an anomalous output. Such faults may not be detected by logic testing: the authors recommend measurement of power supply current to detect such faults in CMOS circuit.

Keywords

This publication has 7 references indexed in Scilit:

On detecting single and multiple bridging faults in CMOS circuits using the current supply monitoring method
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
Test generation for current testing (CMOS ICs)
IEEE Design & Test of Computers, 1990
Limitations of switch level analysis for bridging faults
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
Detecting I/O and Internal Feedback Bridging Faults
IEEE Transactions on Computers, 1985
Inductive Fault Analysis of MOS Integrated Circuits
IEEE Design & Test of Computers, 1985
Detection and Location of Input and Feedback Bridging Faults Among Input and Output Lines
IEEE Transactions on Computers, 1980
Bridging and Stuck-At Faults
IEEE Transactions on Computers, 1974