Analytical Fault Modeling And Static Test Generation For Analog ICs
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10636757,p. 44-47
- https://doi.org/10.1109/iccad.1994.629742
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- FAULT MODELING FOR THE TESTING OF MIXED INTEGRATED CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Fault-based automatic test generator for linear analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A framework for design for testability of mixed analog/digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An experimental approach to analog fault modelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimal test set design for analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Detection of catastrophic faults in analog integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Yield Simulation for Integrated CircuitsPublished by Springer Nature ,1987
- Modeling of Integrated Circuit Defect SensitivitiesIBM Journal of Research and Development, 1983