Repeater design to reduce delay and power in resistive interconnect
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 3, 2148-2151
- https://doi.org/10.1109/iscas.1997.621595
Abstract
In large chips, the propagation delay of the data and clock signals is limited due to long resistive interconnect. The insertion of repeaters alleviates the quadratic increase in propagation delay with interconnect length while decreasing power dissipation by reducing short-circuit current. Design equations for determining the optimum number of repeaters to be inserted along a resistive interconnect line for reduced delay are presented. Power dissipation in repeater chains is also analyzed. The analytical model used in these design equations is based on the /spl alpha/-power law I-V equations for modeling short-channel devices and exhibits a maximum error of 16% for typical RC loads as compared to SPICE.Keywords
This publication has 7 references indexed in Scilit:
- Optimal methods of driving interconnections in VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Short-circuit power dissipation estimation for CMOS logic gatesIEEE Transactions on Circuits and Systems I: Regular Papers, 1994
- Optimum buffer circuits for driving long uniform linesIEEE Journal of Solid-State Circuits, 1991
- Delay models and speed improvement techniques for RC tree interconnections among small-geometry CMOS invertersIEEE Journal of Solid-State Circuits, 1990
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- Optimal interconnection circuits for VLSIIEEE Transactions on Electron Devices, 1985
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984