DynaTAPP: dynamic timing analysis with partial path activation in sequential circuits
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors provide a method of finding all sensitizable paths in a non-scan synchronous sequential circuit. Path activation conditions of the circuit are mapped onto a single stuck type fault by adding a few modeling gates to the netlist. The path is considered to be sensitizable only if the corresponding stuck type fault is found detectable by a sequential circuit test generator. A depth-first analysis of circuit topology that determines all paths between primary inputs, primary outputs and flip-flops employs a partial path hierarchy. All paths with a common unsensitizable segment need not be examined separately. Results on benchmark circuits show that: (1) the number of sensitizable paths can be significantly smaller than that found by a static timing analyzer, and (2) the partial path analysis adds to efficiency when the number of sensitizable paths is less than 20%.<>Keywords
This publication has 8 references indexed in Scilit:
- A New Method for Generating Tests for Delay Faults in Non-Scan CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Delay fault models and test generation for random logic sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DYNAMITE: an efficient automatic test pattern generation system for path delay faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Test generation and verification for highly sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Chip Layout Optimization Using Critical Path WeightingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Synchronous Path Analysis in MOS Circuit SimulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982
- Programmed Algorithms to Compute Tests to Detect and Distinguish Between Failures in Logic CircuitsIEEE Transactions on Electronic Computers, 1967