Low-power design methodology for Gbit/s bipolar LSIs

This publication has 6 references indexed in Scilit:

• Post-layout optimization of power and timing for ECL LSIs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• High speed regenerator-section terminatingLSI operating up to 2.5 Gbit/s using 0.5 µmSi bipolar standard-cell technology
  Electronics Letters, 1995
• A global router optimizing timing and area for high-speed bipolar LSI's
  Published by Association for Computing Machinery (ACM) ,1994
• High-speed regenerator section terminating LSIs
  Electronics Letters, 1993
• A design methodology of bipolar standard cell LSIs for Gbit/s signal processing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983