Post-layout optimization of power and timing for ECL LSIs

This publication has 8 references indexed in Scilit:

• CML III bipolar standard cell library
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Bipolar transistor scaling for minimum switching delay and energy dissipation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A 300-MHz 115-W 32-b bipolar ECL microprocessor
  IEEE Journal of Solid-State Circuits, 1993
• Power partition and emitter size optimization for bipolar ECL circuit
  IEEE Journal of Solid-State Circuits, 1993
• A design methodology of bipolar standard cell LSIs for Gbit/s signal processing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1993
• Integrating Functional and Temporal Domains in Logic Design
  Published by Springer Nature ,1991
• 43-ps 5.2-GHz macrocell array LSIs
  IEEE Journal of Solid-State Circuits, 1988
• Signal Delay in RC Tree Networks
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983