Test and debug strategy of the PNX8525 Nexperia/sup TM/ digital video platform system chip
- 13 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 121-130
- https://doi.org/10.1109/test.2001.966625
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Macro Testability; The Results of Production Device ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Silicon debug: scan chains alone are not enoughPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The role of test protocols in testing embedded-core-based system ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MicroSPARC: a case-study of scan based debugPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing embedded-core based system chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A structured and scalable mechanism for test access to embedded reusable coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability, debuggability, and manufacturability features of the UltraSPARC-I microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Silicon debug of a co-processor array for video applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Challenges in testing core-based system ICsIEEE Communications Magazine, 1999
- Testing embedded-core-based system chipsComputer, 1999