Simulation-based techniques for dynamic test sequence compaction
- 23 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Dynamic test sequence compaction for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On generating compact test sequences for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bottleneck removal algorithm for dynamic compaction and test cycles reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Acceleration techniques for dynamic vector compactionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A genetic approach to test application time reduction for full scan and partial scan circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential circuit test generation in a genetic algorithm frameworkPublished by Association for Computing Machinery (ACM) ,1994
- An efficient algorithm for sequential circuit test generationIEEE Transactions on Computers, 1993
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992