Acceleration techniques for dynamic vector compaction

This publication has 13 references indexed in Scilit:

• Selectable Length Partial Scan: A Method to Reduce Vector Length
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Sequential test generation with reduced test clocks for partial scan designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Why is less information from logic simulation more useful in fault simulation?
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On generating compact test sequences for synchronous sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Bottleneck removal algorithm for dynamic compaction and test cycles reduction
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A transitive closure algorithm for test generation
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits
  Published by Association for Computing Machinery (ACM) ,1993
• Test compaction for sequential circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits
  IEEE Transactions on Computers, 1981
• PODEM-X: An Automatic Test Generation System for VLSI Logic Structures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981