Test generation with high coverages for quiescent current test of bridging faults in combinational circuits
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- Test Pattern Generation for Realistic Bridge Faults in CMOS ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- ON TEST GENERATION FOR I/sub DDQ/ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Analysis of redundant structures in combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- QUIETEST: a quiescent current testing methodology for detecting leakage faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoringComputers and Electrical Engineering, 1990
- A CMOS fault extractor for inductive fault analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Hitest: A Knowledge-Based Test Generation SystemIEEE Design & Test of Computers, 1984
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966