ON TEST GENERATION FOR I/sub DDQ/ TESTING OF BRIDGING FAULTS IN CMOS CIRCUITS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Test generation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing for parametric faults in static CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bridging faults and their implication to PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- QUIETEST: a quiescent current testing methodology for detecting leakage faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test pattern generation for sequential MOS circuits by symbolic fault simulationPublished by Association for Computing Machinery (ACM) ,1989
- On accuracy of switch-level modeling of bridging faults in complex gatesPublished by Association for Computing Machinery (ACM) ,1987
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985
- On Fault Detection in CMOS Logic NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Diagnosis of Short-Circuit Faults in Combinational CircuitsIEEE Transactions on Computers, 1974
- Bridging and Stuck-At FaultsIEEE Transactions on Computers, 1974