Mixed-mode BIST using embedded processors
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 21 references indexed in Scilit:
- BIST hardware generator for mixed test schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Accumulator-based BIST approach for stuck-open and delay fault testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A self-test approach using accumulators as test pattern generatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Arithmetic built-in self test for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Decompression of test data using variable-length seed LFSRsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel pattern generator for near-perfect fault-coveragePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Built-in test for circuits with scan based on reseeding of multiple-polynomial linear feedback shift registersIEEE Transactions on Computers, 1995
- Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuitsPublished by Association for Computing Machinery (ACM) ,1993
- A multiple seed linear feedback shift registerIEEE Transactions on Computers, 1992
- Cellular automata-based pseudorandom number generators for built-in self-testIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989