Arithmetic built-in self test for high-level synthesis

This publication has 11 references indexed in Scilit:

• Design for Testability Using Architectural Descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Incorporating testability considerations in high-level synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesizing designs with low-cardinality minimum feedback vertex set for partial scan application
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Test responses compaction in accumulators with rotate carry adders
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• Behavioral synthesis for testability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• Behavioral synthesis for easy testability in data path scheduling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• A design for testability scheme with applications to data path synthesis
  Published by Association for Computing Machinery (ACM) ,1991
• The high-level synthesis of digital systems
  Proceedings of the IEEE, 1990
• Circular self-test path: a low-cost BIST technique for VLSI circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989