BIST hardware generator for mixed test scheme

This publication has 12 references indexed in Scilit:

• GENERATION OF VECTOR PATTTERNS THROUGH RESEEDING OF MUETIPLE-POLYNOMIAL LINEAR FEEDBACK SHIFT REGIST
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Test set embedding in a built-in self-test environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• LFSROM an algorithm for automatic design synthesis of hardware test pattern generator
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• LFSROM: A hardware test pattern generator for deterministic ISCAS85 test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Effectiveness of stuck-at test sets to detect bridging faults in Iddq environment
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• LFSROM: Basic Principle and BIST application
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A new tool for random testability evaluation using simulation and formal proof
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
• The analysis of one-dimensional linear cellular automata and their aliasing properties
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
• A Class of Test Generators for Built-In Testing
  IEEE Transactions on Computers, 1983
• About Random Fault Detection of Combinational Networks
  IEEE Transactions on Computers, 1976