An exact zero-skew clock routing algorithm
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (2) , 242-249
- https://doi.org/10.1109/43.205004
Abstract
[[abstract]]In this paper we present an exact zero-skew clock routing algorithm using the Elmore delay model. The results have been verified with accurate waveform simulation. We first review a linear time delay computation method. A recursive bottom-up algorithm is then proposed for interconnecting two zero-skewed subtrees to a new tree with zero skew. The algorithm can be applied to single-staged clock trees, multistaged clock trees, and multi-chip system clock trees. The approach is ideal for hierarchical methods of constructing large systems. All subsystems can be constructed in parallel and independently, then interconnected with exact zero skew. Extensions to the routing of optimum nonzero-skew clock trees (for cycle stealing) and multiphased clock trees are also discussed.[[fileno]]2030222010003[[department]]資訊工程學Keywords
This publication has 10 references indexed in Scilit:
- Clock routing for high-performance ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- RICEPublished by Association for Computing Machinery (ACM) ,1991
- High-performance clock routing based on recursive geometric matchingPublished by Association for Computing Machinery (ACM) ,1991
- Clock skew optimizationIEEE Transactions on Computers, 1990
- Computing signal delay in general RC networks by tree/link partitioningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Signal Delay in RC Tree NetworksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Optimizing Synchronous Circuitry by Retiming (Preliminary Version)Published by Springer Nature ,1983
- Synchronizing Large Systolic ArraysPublished by SPIE-Intl Soc Optical Eng ,1982
- Synchronous Versus Asynchronous Computation In Very Large Scale Integrated (VLSI) Array ProcessorsPublished by SPIE-Intl Soc Optical Eng ,1982
- The Transient Response of Damped Linear Networks with Particular Regard to Wideband AmplifiersJournal of Applied Physics, 1948