On Multiple Path Propagating Tests for Path Delay Faults
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 393-402
- https://doi.org/10.1109/test.1991.519699
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- A testable realization of CMOS combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of delay fault testable combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On properties of algebraic transformation and the multifault testability of multilevel logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation techniques for path delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of path delay fault testable combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of combinational logic circuits for path delay fault testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of robustly testable combinational logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Fast, small, and static combinatorial CMOS circuitsPublished by Association for Computing Machinery (ACM) ,1987