VLSI design of optimization and image processing cellular neural networks
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 44 (1) , 12-20
- https://doi.org/10.1109/81.558437
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- Considerations for neural network hardware implementationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- VLSI design of compact and high-precision analog neural network processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 29 ns 64 Mb DRAM with hierarchical array architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1 Gb DRAM for file applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral Simulation of Densely-Connected Analog Cellular Array Processors for High-Performance ComputingPublished by Springer Nature ,1996
- A programmable analog cellular neural network CMOS chip for high speed image processingIEEE Journal of Solid-State Circuits, 1995
- Neural Information Processing and VLSIPublished by Springer Nature ,1995
- Smart-pixel cellular neural networks in analog current-mode CMOS technologyIEEE Journal of Solid-State Circuits, 1994
- A CNN chip for connected component detectionIEEE Transactions on Circuits and Systems, 1991
- Cellular neural networks: theoryIEEE Transactions on Circuits and Systems, 1988