Negative Bias Temperature Instability: Estimation and Design for Improved Reliability of Nanoscale Circuits
- 19 March 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 26 (4) , 743-751
- https://doi.org/10.1109/tcad.2006.884870
Abstract
Negative bias temperature instability (NBTI) has become one of the major causes for temporal reliability degradation of nanoscale circuits. In this paper, we analyze the temporal delay degradation of logic circuits due to NBTI. We show that knowing the threshold-voltage degradation of a single transistor due to NBTI, one can predict the performance degradation of a circuit with a reasonable degree of accuracy. We also propose a sizing algorithm, taking the NBTI-affected performance degradation into account to ensure the reliability of nanoscale circuits for a given period of time. Experimental results on several benchmark circuits show that with an average of 8.7% increase in area, one can ensure a reliable performance of circuits for ten yearsKeywords
This publication has 16 references indexed in Scilit:
- Impact of NBTI on the temporal performance degradation of digital circuitsIEEE Electron Device Letters, 2005
- Impact of negative bias temperature instability on product parametric driftPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A comprehensive model of PMOS NBTI degradationMicroelectronics Reliability, 2005
- A comprehensive framework for predictive modeling of negative bias temperature instabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A critical examination of the mechanics of dynamic NBTI for PMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Evaluation of NBTI in$hbox HfO_2$Gate-Dielectric Stacks With Tungsten GatesIEEE Electron Device Letters, 2004
- Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturingJournal of Applied Physics, 2003
- Gate sizing using a statistical delay modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fast and exact simultaneous gate and wire sizing by Lagrangian relaxationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Delay analysis of series-connected MOSFET circuitsIEEE Journal of Solid-State Circuits, 1991