CMOS BRIDGING FAULT DETECTION
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- Fault-Tolerant Hamiltonicity of Augmented Cubes under the Conditional Fault ModelPublished by Springer Nature ,2009
- A framework and method for hierarchical test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Layout-driven test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test pattern generation for sequential MOS circuits by symbolic fault simulationPublished by Association for Computing Machinery (ACM) ,1989
- Accelerated Fault Simulation and Fault Grading in Combinational CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Characterization and Testing of Physical Failures in MOS Logic CircuitsIEEE Design & Test of Computers, 1984
- The synthesis of sequential switching circuitsJournal of the Franklin Institute, 1954