H-SCAN: A high level alternative to full-scan testing with reduced area and test application overheads
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents H-SCAN, a practical testing methodology that can be easily applied to a high-level design specification. H-SCAN allows the use of combinational test patterns without the high area and test application time overheads associated with full-scan testing. Connectivities between registers existing in an RT-level design are exploited to reduce the area overhead associated with implementing a scan scheme. Test application time is significantly reduced by using the parallelism inherent in the design, and eliminating the pin constraint of parallel scan schemes by analyzing the test responses on-chip using existing comparators. The proposed method also includes generating appropriate sequential test vectors from combinational test vectors generated by a combinational ATPG program. Application of H-SCAN to RT-level designs and fault simulation using the test patterns generated by H-SCAN shows fault coverage comparable to full-scan testing, with significant reduction in test area overhead and test application time when compared to a traditional gate-level full-scan implementation.Keywords
This publication has 20 references indexed in Scilit:
- ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Exploiting hardware sharing in high-level synthesis for partial scan optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CHEETA: Composition of hierarchical sequential tests using ATKETPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Genesis: a behavioral synthesis system for hierarchical testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A built-in self-testing approach for minimizing hardware overheadPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On determining scan flip-flops in partial-scan designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Addressing design for testability at the architectural levelIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Structural and behavioral synthesis for testability techniquesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Microarchitectural synthesis of VLSI designs with high test concurrencyPublished by Association for Computing Machinery (ACM) ,1994
- Behavioral synthesis of highly testable data paths under the non-scan and partial scan environmentsPublished by Association for Computing Machinery (ACM) ,1993