Co-Implantation of Si And Be in GaAs by Rapid Thermal Annealing

This publication has 8 references indexed in Scilit:

• Buried-channel GaAs MESFET's with frequency-independent output conductance
  IEEE Electron Device Letters, 1987
• Improved GaAs power FET Performance using Be Co-implantation
  IEEE Electron Device Letters, 1987
• Supression of drain conductance transients, drain current oscillations, and low-frequency generation—Recombination noise in GaAs FET's using buried channels
  IEEE Transactions on Electron Devices, 1986
• Buried p-layer SAINT for very high-speed GaAs LSI's with submicrometer gate length
  IEEE Transactions on Electron Devices, 1985
• Multi-Step Rapid Thermal Annealing of Si-Implanted Gaas for Microwave Discrete Devices and Monolithic Integrated Circuits Fabrication
  MRS Proceedings, 1985
• Damage Removal Processes in Ion Implanted, Rapidly Annealed GaAs
  MRS Proceedings, 1985
• Below 10 ps/gate operation with buried p -layer SAINT FETs
  Electronics Letters, 1984
• GaAs MESFETs with a buried p -layer for large-scale integration
  Electronics Letters, 1984