The architecture of the GenTest sequential test generator
- 9 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 17.1/1-17.1/4
- https://doi.org/10.1109/cicc.1991.164113
Abstract
GenTest is an automatic test pattern generator for sequential circuits. There are few constraints on the circuit, and scan design is not required. GenTest consists of the STG3 test generator and the DSIM differential fault simulator. The architecture of GenTest is described in detail, including the test generator, the embedded fault simulator, and the models of sequential elements used. GenTest has recently been extended to support test generation for circuits to be tested using current monitoring or I/sub DDQ/. Results of runs on the ISCAS'89 benchmarks are provided.Keywords
This publication has 9 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SPLIT circuit model for test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Pascant: a partial scan and test generation systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS IC fault models, physical defect coverage, and I/sub DDQ/ testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A structured approach to macrocell testing using built-in self-testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the charge sharing problem in CMOS stuck-open fault testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Differential fault simulation for sequential circuitsJournal of Electronic Testing, 1990
- Built-In Self-Test TechniquesIEEE Design & Test of Computers, 1985