Synchronizing sequences and symbolic traversal techniques in test generation
- 1 February 1993
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 4 (1) , 19-31
- https://doi.org/10.1007/bf00971937
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- A COMMON APPROACH TO TEST GENERATION AND HARDWARE VERIFICATION BASED ON TEMPORAL LOGICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Exact calculation of synchronization sequences based on binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new test generation method for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Redundancy identification and removal based on implicit state enumerationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ATPG aspects of FSM verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Don't care minimization of multi-level sequential logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A test-pattern-generation algorithm for sequential circuitsIEEE Design & Test of Computers, 1991
- Test generation and verification for highly sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986