Design of SEU-hardened CMOS memory cells: the HIT cell

This publication has 8 references indexed in Scilit:

• Design And Testing Of SEU/ SEL Immune Memory And Logic Circuits In A Commercial Cmos Process
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Low power SEU immune CMOS memory circuits
  IEEE Transactions on Nuclear Science, 1992
• SEU hardened memory cells for a CCSDS Reed-Solomon encoder
  IEEE Transactions on Nuclear Science, 1991
• A radiation-hardened 16/32-bit microprocessor
  IEEE Transactions on Nuclear Science, 1989
• An SEU-hardened CMOS data latch design
  IEEE Transactions on Nuclear Science, 1988
• An SEU Tolerant Memory Cell Derived from Fundamental Studies of SEU Mechanisms in SRAM
  IEEE Transactions on Nuclear Science, 1987
• Transient Radiation Effects in SOI Static RAM Cells
  IEEE Transactions on Nuclear Science, 1987
• CMOS/SOS High Soft-Error Threshold Memory Cell
  IEEE Transactions on Nuclear Science, 1985