SUPREM 3.5-process modeling of GaAs integrated circuit technology
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (9) , 939-951
- https://doi.org/10.1109/43.35546
Abstract
No abstract availableThis publication has 59 references indexed in Scilit:
- Arsine Ambient Rapid Thermal AnnealingMRS Proceedings, 1988
- SUPREM 3.5, process modeling of gallium arsenidePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Supression of drain conductance transients, drain current oscillations, and low-frequency generation—Recombination noise in GaAs FET's using buried channelsIEEE Transactions on Electron Devices, 1986
- Trapping-enhanced temperature variation of the threshold voltage of GaAs MESFET'sIEEE Transactions on Electron Devices, 1986
- Relationship between secondary defects and electrical activation in ion-implanted, rapidly annealed GaAsApplied Physics Letters, 1986
- Diffusion and electrical properties of silicon-doped gallium arsenideJournal of Applied Physics, 1985
- Diffusion of silicon in gallium arsenide using rapid thermal processing: Experiment and modelApplied Physics Letters, 1984
- Comparison of doping profiles in capless annealed and dielectrically capped — Annealed ion implanted GaAsJournal of Electronic Materials, 1980
- A device model for an ion-implanted MESFETIEEE Transactions on Electron Devices, 1979
- OUTDIFFUSION THROUGH SILICON OXIDE AND SILICON NITRIDE LAYERS ON GALLIUM ARSENIDEApplied Physics Letters, 1970