Easily testable PLA-based finite state machines
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 9 (6) , 604-611
- https://doi.org/10.1109/ftcs.1989.105551
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Synthesis and optimization procedures for fully and easily testable sequential machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MUSTANG: state assignment of finite state machines targeting multilevel logic implementationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Optimal State Assignment for Finite State MachinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Test generation by activation and defect-drive (TEGAD)Integration, 1985
- RTG: Automatic Register Level Test GeneratorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A Design of Programmable Logic Arrays with Universal TestsIEEE Transactions on Computers, 1981
- A Testing Strategy for PLAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- The Weighted Random Test-Pattern GeneratorIEEE Transactions on Computers, 1975
- A Random and an Algorithmic Technique for Fault Detection Test Generation for Sequential CircuitsIEEE Transactions on Computers, 1971