Redundancy removal for sequential circuits without reset states
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 12 (1) , 13-24
- https://doi.org/10.1109/43.184840
Abstract
Methods for identifying and removing redundancy in synchronous sequential circuits that do not have a global reset state are proposed. All existing structure-level test generators use three-valued logic, which is not completely accurate, to process circuits that have an unknown initial state. A fault that is reported undetectable by such test generators is not necessarily redundant. It is shown that if a fault is potentially undetectable (p-undetectable), it is redundant. An algorithm that identifies p-undetectable faults is described. For large circuits, a practical procedure for removing redundancy in the feedback-free portion of the circuits is given. An alternative approach to identifying redundancy that does not require determining the potential detectability of faults is also presented. Derivations of conditions in which undetectable faults are redundant are provided. Algorithms for identifying unactivatable and unpropagable faults are described. These algorithms are implemented and incorporated in the redundancy removal system MIRACLEKeywords
This publication has 17 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- State assignment for initializable synthesis (gate level analysis)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synchronous logic synthesis: circuit specifications and optimization algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- Redundancies and don't cares in sequential logic synthesisJournal of Electronic Testing, 1990
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- EBT: A Comprehensive Test Generation Technique for Highly Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Reducibility among Combinatorial ProblemsPublished by Springer Nature ,1972
- A Heuristic Algorithm for the Testing of Asynchronous CircuitsIEEE Transactions on Computers, 1971