Simulation of non-classical faults on the gate level - The fault simulator COMSIM
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- MULTIPLE-FAULT SIMULATION AND COVERAGE OF DETERMINISTIC SINGLE-FAULT TEST SETSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test generation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Detecting bridging faults with stuck-at test setsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extraction and simulation of realistic CMOS faults using inductive fault analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- ATPG for ultra-large structured designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault simulation of unconventional faults in CMOS circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Optimal layout to avoid CMOS stuck-open faultsPublished by Association for Computing Machinery (ACM) ,1987
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985
- Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional LogicIEEE Transactions on Computers, 1973