Scaling of digital BiCMOS circuits
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 25 (4) , 932-941
- https://doi.org/10.1109/4.58285
Abstract
No abstract availableKeywords
This publication has 24 references indexed in Scilit:
- Design guidelines for deep-submicrometer MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Process integration and device performance of a submicrometer BiCMOS with 16-GHz f/sub t/ double poly-bipolar devicesIEEE Transactions on Electron Devices, 1989
- An engineering model for short-channel MOS devicesIEEE Journal of Solid-State Circuits, 1988
- Generalized scaling theory and its application to a ¼ micrometer MOSFET designIEEE Transactions on Electron Devices, 1984
- Perspective of scaled bipolar devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- The impact of scaling laws on the choice of n-channel or p-channel for MOS VLSIIEEE Electron Device Letters, 1980
- Scaling properties of bipolar devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1980
- Generalized guide for MOSFET miniaturizationIEEE Electron Device Letters, 1980
- Bipolar circuit scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974