"Depletion isolation effect" of surrounding gate transistors

This publication has 9 references indexed in Scilit:

• A surrounding gate transistor (SGT) cell for 64/256 Mbit DRAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A scalable low power vertical memory
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Performance of the 3-D PENCIL flash EPROM cell and memory array
  IEEE Transactions on Electron Devices, 1995
• Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA)
  IEEE Transactions on Electron Devices, 1992
• Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's
  IEEE Transactions on Electron Devices, 1991
• Multi-pillar surrounding gate transistor (M-SGT) for compact and high-speed circuits
  IEEE Transactions on Electron Devices, 1991
• Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI film
  IEEE Transactions on Electron Devices, 1989
• Subthreshold slope of thin-film SOI MOSFET's
  IEEE Electron Device Letters, 1986