Layout-synthesis techniques for yield enhancement
- 1 May 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 8 (2) , 178-187
- https://doi.org/10.1109/66.382281
Abstract
Several yield-enhancement techniques are proposed for the last two stages of VLSI design, i.e., topological/symbolic and physical layout synthesis. Our approach is based on modifications of the symbolic/physical layout to reduce the sensitivity of the design to random point defects without increasing the area, rather than fault tolerance techniques. A layout compaction algorithm is presented and the yield improvement results of some industrial layout examples are shown. This algorithm has been implemented in a commercial CAD framework. Some routing techniques for wire length and via minimization are presented, and the results of wire length reduction in benchmark routing examples are shown. We demonstrate through topological optimization for PLA-based designs that yield enhancement can be applied even at a higher level of design abstraction. Experimental results show that it is possible to achieve significant yield improvements without increasing the layout area by applying the proposed techniques during layout synthesis.<>Keywords
This publication has 28 references indexed in Scilit:
- YOR: a yield-optimizing routing algorithm by minimizing critical areas and viasIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- A layout-driven yield predictor and fault generator for VLSIIEEE Transactions on Semiconductor Manufacturing, 1993
- A yield improvement technique for IC layout using local design rulesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Topological channel routing (VLSI)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Geometric compaction on channel routingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Computer-aided design for VLSI circuit manufacturabilityProceedings of the IEEE, 1990
- Layer assignment for VLSI interconnect delay minimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- VLASIC: A Catastrophic Fault Yield Simulator for Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- A Best-First Search Algorithm for Optimal PLA FoldingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Modeling of Lithography Related Yield Losses for CAD of VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985