Strategies for lot acceptance testing using CMOS transistors and ICs
- 1 December 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 36 (6) , 1971-1980
- https://doi.org/10.1109/23.45394
Abstract
No abstract availableKeywords
This publication has 22 references indexed in Scilit:
- An improved standard total dose test for CMOS space electronicsIEEE Transactions on Nuclear Science, 1989
- Total dose characterization of a CMOS technology at high dose rates and temperaturesIEEE Transactions on Nuclear Science, 1988
- A Framework for an Integrated Set of Standards for Ionizing Radiation Testing of MicroelectronicsIEEE Transactions on Nuclear Science, 1987
- Total-Dose Failure Mechanisms of Integrated Circuits in Laboratory and Space EnvironmentsIEEE Transactions on Nuclear Science, 1987
- A Reevaluation of Worst-Case Postirradiation Response for Hardened MOS TransistorsIEEE Transactions on Nuclear Science, 1987
- A Simple Method to Identify Radiation and Annealing Biases That Lead to Worst-Case CMOS Static Ram Postirradiation ResponseIEEE Transactions on Nuclear Science, 1987
- Correlation of Radiation Effects in Transistors and Integrated CircuitsIEEE Transactions on Nuclear Science, 1985
- Super Recovery of Total Dose Damage in MOS DevicesIEEE Transactions on Nuclear Science, 1984
- Comparison of 60Co Response and 10 KeV X-Ray Response in MOS CapacitorsIEEE Transactions on Nuclear Science, 1983
- Dose Enhancement Effects in MOSFET IC's Exposed in Typical 60Co FacilitiesIEEE Transactions on Nuclear Science, 1983