An Analytical Fully-Depleted Silicon-on-Insulator Metal-Oxide-Semiconductor Field-Effect-Transistor Model Considering the Effects of Self-Heating, Source/Drain Resistance, Impact-Ionization, and Parasitic Bipolar Junction Transistor
- 1 May 1997
- journal article
- Published by IOP Publishing in Japanese Journal of Applied Physics
- Vol. 36 (5R) , 2606-2613
- https://doi.org/10.1143/jjap.36.2606
Abstract
This paper presents a simple, complete, and analytical drain current model for submicrometer silicon-on-insulator metal-oxide-semiconductor field-effect-transistor (SOI MOSFET). The model applicable for digital/analog circuit simulation contains the following advanced features: precise description of the subthreshold, near threshold, and above-threshold regions of operation by one single expression; precise description of I–V and G–V characteristics in the saturation region; single-piece drain current equation smoothly continuous from the linear region to saturation region; considering the source/drain resistance; inclusion of important short channel effects such as velocity saturation, drain induced barrier lowering and channel length modulation; self-heating effect due to the low thermal conductivity of the buried oxide; impact-ionization of MOS devices and the parasitic bipolar junction transistor (BJT) effect associated with drain breakdown. The model predicts that the parasitic resistances are important for submicron and deep submicron SOI MOS devices, the effects of impact-ionization and parasitic BJT are important in saturation region at small gate source voltage V GF, and self-heating effect is important in saturation region at large V GF. The present model agrees well with experimental results of various dimensions.Keywords
This publication has 15 references indexed in Scilit:
- A physically-based C/sub ∞/-continuous fully-depleted SOI MOSFET model for analog applicationsIEEE Transactions on Electron Devices, 1996
- Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET'sIEEE Transactions on Electron Devices, 1995
- Experimental 0.25-μm-gate fully depleted CMOS/SIMOX process using a new two-step LOCOS isolation techniqueIEEE Transactions on Electron Devices, 1995
- Current-voltage model of short-channel MOSFETs operated in the linear regionSolid-State Electronics, 1995
- Subthreshold characteristics of fully depleted submicrometer SOI MOSFET'sIEEE Transactions on Electron Devices, 1995
- An analytical drain current model considering both electron and lattice temperatures simultaneously for deep submicron ultrathin SOI NMOS devices with self-heatingIEEE Transactions on Electron Devices, 1995
- Physical background of substrate current characteristics and hot-carrier immunity in short-channel ultrathin-film MOSFET's/SIMOXIEEE Transactions on Electron Devices, 1994
- Threshold voltage model for deep-submicrometer MOSFETsIEEE Transactions on Electron Devices, 1993
- Analytical Device Model of SOI MOSFETs Including Self-Heating EffectJapanese Journal of Applied Physics, 1991
- Analysis of the drain breakdown mechanism in ultra-thin-film SOI MOSFETsIEEE Transactions on Electron Devices, 1990