Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS
- 1 February 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 30 (2) , 101-109
- https://doi.org/10.1109/4.341736
Abstract
Deep submicron CMOS technologies offer the high speed and low power dissipation required in multigigahertz communication systems such as optical data links and wireless products. This paper introduces the design of two communication circuits, namely a 1/2 frequency divider and a phase-locked loop, fabricated in a partially scaled 0.1 /spl mu/m CMOS technology. Configured as a master-slave circuit, the divider achieves a maximum speed of 13.4 GHz with a power dissipation of 28 mW. The phase-locked loop employs a current-controlled oscillator and a symmetric mixer to operate at 3 GHz with a tracking range of /spl plusmn/320 MHz, an rms jitter of 2.5 ps, and a phase noise of -100 dBc/Hz while dissipating 25 mW.<>Keywords
This publication has 8 references indexed in Scilit:
- A 3-ghz 25-mw Cmos Phase-locked LoopPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Room temperature 0.1 μm CMOS technology with 11.8 ps gate delayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 13.4-GHz CMOS frequency dividerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impact of distributed gate resistance on the performance of MOS devicesIEEE Transactions on Circuits and Systems I: Regular Papers, 1994
- Low-power 1/2 frequency dividers using 0.1- mu m CMOS circuits built with ultrathin SIMOX substratesIEEE Journal of Solid-State Circuits, 1993
- A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performanceIEEE Journal of Solid-State Circuits, 1991
- A 200-MHz CMOS phase-locked loop with dual phase detectorsIEEE Journal of Solid-State Circuits, 1989
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989