Hard-wired multipliers with encoded partial products
- 1 January 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 40 (11) , 1181-1197
- https://doi.org/10.1109/12.102823
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- Unified multi-bit overlapped-scanning multiplier algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A general proof for overlapped multiple-bit scanning multiplicationsIEEE Transactions on Computers, 1989
- Parallel encrypted array multipliersIBM Journal of Research and Development, 1988
- Composite Parallel CountersIEEE Transactions on Computers, 1980
- A Compact High-Speed Parallel Multiplication SchemeIEEE Transactions on Computers, 1977
- A Two's Complement Parallel Array Multiplication AlgorithmIEEE Transactions on Computers, 1973
- A Parallel Structure for Signed-Number Multiplication and AdditionIEEE Transactions on Computers, 1972
- A 40-ns 17-Bit by 17-Bit Array MultiplierIEEE Transactions on Computers, 1971
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- Conditional-Sum Addition LogicIEEE Transactions on Electronic Computers, 1960