Integration scale increase of processor-arrays by using hierarchical redundancy

This publication has 10 references indexed in Scilit:

• Hierarchical redundancy for orthogonal arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The development of the WASP 3 processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A full experience of designing a wafer scale 2D array
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Rotary spare replacement redundancy for tree architecture WSIs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A defect and fault tolerant design of WSI static RAM modules
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Fault-Tolerant k-out-of-n Logic Unit Network with Minimum Interconnection
  Published by Springer Nature ,1990
• Reconfiguration of VLSI/WSI mesh array processors with two-level redundancy
  IEEE Transactions on Computers, 1989
• Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arrays
  IEEE Transactions on Computers, 1988
• Fault Tolerance Techniques for Array Structures Used in Supercomputing
  Computer, 1986
• A 4-Mbit full-wafer ROM
  IEEE Transactions on Electron Devices, 1980