Design methodologies for tolerating cell and interconnect faults in FPGAs

This publication has 8 references indexed in Scilit:

• An approach for the yield enhancement of programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A dual granularity and globally interconnected architecture for a programmable logic device
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Introducing redundancy in field programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Node-covering based defect and fault tolerance methods for increased yield in FPGAs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The implementation of hardware subroutines on field programmable gate arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On routability for FPGAs under faulty conditions
  IEEE Transactions on Computers, 1995
• Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
• The use and evaluation of yield models in integrated circuit manufacturing
  IEEE Transactions on Semiconductor Manufacturing, 1990