Leading-one prediction with concurrent position correction
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 48 (10) , 1083-1097
- https://doi.org/10.1109/12.805157
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- A 1,000,000 transistor microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A dual execution pipelined floating-point CMOS processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Leading-one prediction scheme for latency improvement in single datapath floating-point addersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The SNAP project: design of floating point arithmetic unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- UltraSPARC: the next generation superscalar 64-bit SPARCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Leading-zero anticipatory logic for high-speed floating point additionIEEE Journal of Solid-State Circuits, 1996
- A 320 MFLOPS CMOS floating-point processing unit for superscalar processorsIEEE Journal of Solid-State Circuits, 1993
- Second-generation RISC floating point with multiply-add fusedIEEE Journal of Solid-State Circuits, 1990
- Leading-zero anticipator (LZA) in the IBM RISC System/6000 floating-point execution unitIBM Journal of Research and Development, 1990
- Design of the IBM RISC System/6000 floating-point execution unitIBM Journal of Research and Development, 1990