Back-gate bias effect on the subthreshold behavior and the switching performance in an ultrathin SOI CMOS inverter operating at 77 and 300 K

This publication has 11 references indexed in Scilit:

• Device simulation of 0.1 mu m gate-length, 77 K operated, ultra-thin film SOI-MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Characterization of MOSFETs on very thin SOI at temperatures from 77 K to 350 K
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Electrical characterization of SOS n-MOSFETs at cryogenic temperatures
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Two-dimensional analysis of a BiNMOS transistor operating at 77 K using a modified PISCES program
  IEEE Transactions on Electron Devices, 1992
• Substrate bias dependence of subthreshold slopes in fully depleted silicon-on-insulator MOSFET's
  IEEE Transactions on Electron Devices, 1991
• An analytical model for back-gate effects on ultrathin-film SOI MOSFET's
  IEEE Electron Device Letters, 1991
• Performance and physical mechanisms in SIMOX MOS transistors operated at very low temperature
  IEEE Transactions on Electron Devices, 1990
• The characteristics of CMOS devices in oxygen-implanted silicon-on-insulator structures
  IEEE Transactions on Electron Devices, 1988
• Switching characteristics of scaled CMOS circuits at 77 K
  IEEE Transactions on Electron Devices, 1987
• Numerical analysis of switching characteristics in SOI MOSFET's
  IEEE Transactions on Electron Devices, 1986