Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 14 (8) , 998-1012
- https://doi.org/10.1109/43.402499
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Maximum current estimation in CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improved delay and current models for estimating maximum currents in CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Delay and bus current evaluation in CMOS logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Power estimation tool for sub-micron CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Estimation of maximum currents in MOS IC logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Bounds on signal delay in RC mesh networksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Optimum design of reliable IC power networks having general graph topologiesPublished by Association for Computing Machinery (ACM) ,1989