Computing parametric yield accurately and efficiently
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Statistical Modeling With the PSP MOSFET ModelIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010
- Optimal test set design for analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient methodology for building macromodels of IC fabrication processesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Design and Analysis of Computer ExperimentsStatistical Science, 1989
- Parametric yield optimization for MOS circuit blocksIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Application of statistical design and response surface methods to computer-aided VLSI device designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Yield Simulation for Integrated CircuitsPublished by Springer Nature ,1987
- An Integrated and Efficient Approach for MOS VLSI Statistical Circuit DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Modeling of Lithography Related Yield Losses for CAD of VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Monte Carlo MethodsPublished by Springer Nature ,1964