ESD reliability and protection schemes in SOI CMOS output buffers
- 1 October 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (10) , 1816-1821
- https://doi.org/10.1109/16.464414
Abstract
The electrostatic discharge (ESD) protection capability of SOI CMOS output buffers has been studied with Human Body Model (HEM) stresses. Experimental results show that the ESD voltage sustained by SOI CMOS buffers is only about half the voltage sustained by the bulk NMOS buffers. ESD discharge current in a SOI CMOS buffer is found to be absorbed by the NMOSFET alone. Also, SOI circuits display more serious reliability problem in handling negative ESD discharge current during bi-directional stresses, Most of the methods developed for bulk technology to improve ESD performance have minimal effects on SOI. A new Through Oxide Buffer ESD protection scheme is proposed as an alternative for SOI ESD protection, Zn order to improve ESD reliability, ESD protection circuitries can be fabricated on the SOI substrate instead of the top silicon thin film, after selectively etching through the buried oxide. This scheme also allows ESD protection strategies developed for bulk technology to be directly transferred to SOI substrateKeywords
This publication has 13 references indexed in Scilit:
- Analysis of Snapback in Soi nMosfets and its Use for an Soi Esd Protection CircuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Characterization of hot-carrier effects in thin-film fully-depleted SOI MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Double snapback in SOI nMOSFETs and its application for SOI ESD protectionIEEE Electron Device Letters, 1993
- A synthesis of ESD input protection schemeJournal of Electrostatics, 1992
- Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flowIEEE Transactions on Electron Devices, 1992
- A versatile, SOI BiCMOS technology with complementary lateral BJT'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Characterization and modeling of second breakdown in NMOST's for the extraction of ESD-related process and design parametersIEEE Transactions on Electron Devices, 1991
- ESD on CHMOS Devices - Equivalent Circuits, Physical Models and Failure Mechanisms8th Reliability Physics Symposium, 1985
- Electrical Overstress Failure Modeling for Bipolar Semiconductor ComponentsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1978
- Second breakdown and damage in junction devicesIEEE Transactions on Electron Devices, 1973