Spectrum-based BIST in complex SOCs
- 25 June 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 111-116
- https://doi.org/10.1109/vts.2002.1011120
Abstract
Presents a spectral built-in-self-test (BIST) for a system-on-a-chip (SOC) environment. Test vectors are generated using the spectral properties of the embedded cores. Because some embedded cores may not have direct connections to the embedded TPG, it would be necessary to test them via other cores. As a result, testing such (cascaded) cores requires considerations on the spectral characteristics of the predecessor and successor cores. Matching spectral characteristics between the outputs of the predecessor core and dominant inputs of the successor core allows the successor core to be more testable. Experimental results for the spectral BIST showed that significantly more faults can be detected using spectral patterns than by conventional weighted random BIST technique.Keywords
This publication has 8 references indexed in Scilit:
- On calculating efficient LFSR seeds for built-in self testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test set embedding in a built-in self-test environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Mixed-mode BIST using embedded processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generating deterministic unordered test patterns with countersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A new procedure for weighted random built-in self-testPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Novel spectral methods for built-in self-test in a system-on-a-chip environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient spectral techniques for sequential ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Arithmetic built-in self-test for DSP coresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997