Exploiting capacitance in high-performance computer systems
- 1 April 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Aggressive scaling of transistor feature sizes has enabled unprecedented levels of integration and corresponding performance improvements in VLSI systems. However, fabrication costs present barriers to continued growth in transistor density. Proximity Communication breaks these barriers by providing high-density, high-bandwidth, low-power, and scalable off-chip I/O, allowing designers to partition their designs into separate chips with significantly reduced performance penalties. This partitioning greatly improves chip and package yield, and enables modular assemblies of heterogeneous systems with customizable mixes of functional units tailored for specific end-user applications.Keywords
This publication has 26 references indexed in Scilit:
- A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC® ProcessorIEEE International Solid-State Circuits Conference, 2008
- Design of the Power6 MicroprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- An 8-Core 64-Thread 64b Power-Efficient SPARC SoCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 CachePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- System-on-chip or system-on-package: can we make an accurate decision on system implementation in an early design phase?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Large chip vs. MCM for a high-performance systemIEEE Micro, 1998
- High-yield assembly of multichip modules through known-good IC's and effective test strategiesProceedings of the IEEE, 1992
- On Murphy's yield integral (IC manufacture)IEEE Transactions on Semiconductor Manufacturing, 1991
- On Murphy's Yield FormulaIBM Journal of Research and Development, 1983
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964